Fault-Tolerant Multilevel Topology Based on Three-Phase H-Bridge Inverters for Open-End Winding Induction Motor Drives

Vitor Fernão Pires, Senior Member, IEEE, Daniel Foito, and J. Fernando Silva, Senior Member, IEEE

Abstract—In this paper, a multilevel inverter based on three-phase H-bridge inverters for an open-end winding induction motor drive is presented and its fault-tolerance capability is investigated. The multilevel topology is obtained using three wye-connected three-phase H-bridge inverters to supply open-end winding induction motors. This topology has the ability to extend the maximum voltage applied to the motor windings up to two times the dc supply voltage of the three-phase inverters. For a given induction motor voltage, the topology allows the use of dc sources with a lower voltage rating. Consequently, faster power semiconductors can be used. This multilevel topology can be directly controlled by modifying known modulation concepts, such as sinusoidal pulse width modulation (PWM). In this study, two sinusoidal PWM modulation techniques will be implemented: the level-shifted carriers (phase disposition) and the phase-shifted modulator. Fault-tolerant operation under an open-switch fault without adding any extra components and without changing the modulation strategy is also proposed, adding fault-tolerant capability to the new topology. Experimental results of this multilevel inverter in normal operation and in fault tolerant mode are presented. The obtained results confirm the fault effectiveness of the proposed multilevel topology.

Index Terms—Multilevel inverter, open-end winding induction motor, sinusoidal PWM modulation, three-phase H-bridge converter.

I. INTRODUCTION

LOW voltage (<1kV) AC drives use normally three-phase two-level voltage source converters (VSC), while for medium/high voltage applications multilevel VSCs have been one of the main choices. Compared to traditional two-level VSCs, multilevel VSC converters present several advantages such as, higher AC voltage levels, reduced harmonic distortion, relatively lower voltage stress on semiconductor switches, operation at reduced switching frequency, reduced voltage slew-rates and lower electromagnetic interference [1], [2]. Therefore, multilevel converters became increasingly used in applications such as, flexible AC transmission systems (FACTS), HVDC transmission, high power factor rectifiers, active power filters, reactive power compensation, storage and interfaces for the renewable energy sources [2]–[7], and also convenient in medium and low power AC drives.

Several multilevel topologies have been proposed and implemented in industry. Three of them have been extensively studied: the neutral point clamped (NPC), the flying capacitor (FC) and the cascaded H-bridge converter topology. The NPC topology has been introduced by Nabae, Takahashi and Akagi [8]. In this topology, diodes are used as clamping devices to clamp the output voltage to the midpoint voltage of series connected capacitors dividing the input DC voltage. The FC topology [9] was introduced as an alternative for the NPC topology and uses switched capacitors to be connected or disconnected in series with the load to achieve the desired output voltage loads. These two multilevel power converters require special modulation techniques in order to achieve capacitor voltage balancing. The concept of the cascaded multilevel inverter is based on the series connection of H-bridge inverters, with separate DC sources [10]. This topology is characterized by its modular structure, simple control schemes and free from the capacitors voltage balancing problem of NPCs and FCs.

A different approach for the multilevel power converter topologies can be obtained using open-end winding induction motors. This motor is a typical induction motor with a modification to provide the 6 connections of the three stator windings (the internal neutral point connection is removed). For this kind of drives several multilevel topologies have been proposed and investigated. One of the most studied is the dual inverter configuration. This topology uses two two-level three-phase VSCs, one at each side of an open-end stator winding [11]–[14]. Due to the modularity of this solution, it was also used in multiphase induction motors with open-end winding [15], [16]. Since this topology if feed from two independent DC sources there is no problem with capacitor voltage balancing. Known multilevel topologies are now becoming highly used in industry. Dual inverter configuration was first presented in 1993 [11], but only in recent years a deep research has started. As a

Manuscript received June 7, 2016; revised September 29, 2016 and January 23, 2017; accepted March 27, 2017. Date of publication April 12, 2017; date of current version August 18, 2017. This work was supported by the National Funds through Fundação para a Ciência e a Tecnologia with reference UID/CEC/50021/2013. Paper no. TEC-00485-2016. (Corresponding author: Vitor Fernão Pires.)

V. F. Pires is with the Setúbal School of Technology, Polytechnic Institute of Setúbal, Setúbal 2914-508, Portugal, and also with the Instituto de Engenharia de Sistemas e Computadores, Investigação e Desenvolvimento em Lisboa, Lisbon 1049-001, Portugal (e-mail: vitor.pires@estsetubal.ips.pt).

D. Foito is with the Setúbal School of Technology, Polytechnic Institute of Setúbal, Setúbal 2914-508, Portugal (e-mail: daniel.foito@estsetubal.ips.pt).

J. F. Silva is with the Instituto Superior Técnico, Universidade de Lisboa, Lisbon 1049-001, Portugal, and also with the Instituto de Engenharia de Sistemas e Computadores, Investigação e Desenvolvimento em Lisboa, INESC-ID, Lisbon 1049-001, Portugal (e-mail: fernando.alves@tecnico.ulisboa.pt).

Color versions of one or more of the figures in this paper are available online at http://ieeexplore.ieee.org.

Digital Object Identifier 10.1109/TEC.2017.2693563
consequence, now this topology is suggested for several applications [17]–[19]. A multilevel inverter called hexagram inverter was also proposed for a three-phase open-end winding induction motor [20], [21]. This topology is derived from a combination of six three-phase six-switch modules. Other multilevel topologies for the open-end winding induction motor have also been proposed [22]–[25]. However, in these topologies the complexity of the power circuit has been significantly increased.

Under this context, this paper presents a new multilevel topology for an open-end winding induction motor. The proposed topology is modular since it combines three identical three-phase H-bridge inverters in wye connection (3yVSC). In this topology the maximum voltage that can be applied to the terminals of the stator can be extended to the double of the DC voltage source. It is also characterized by voltages with five levels at the terminals of the motor windings. The proposed multilevel inverter also allows the direct application of known modulation concepts such as sinusoidal PWM. In this work two SPWM modulation techniques, the level shifted carrier (phase disposition) and the phase shifted carrier, are modified to be adapted to the 3yVSCY topology. Another advantage of this topology is that it allows fault tolerant operation even with known PWM modulation concepts, as shown in this paper.

II. PROPOSED MULTILEVEL OPEN-END WINDING INDUCTION MOTOR DRIVE

Some multilevel topologies have been proposed for open-end winding induction motor drives. One of the most known and used topologies is the dual inverter configuration that involves series connection of two three-phase inverters (see Fig. 1). This topology the maximum voltage that can be applied to the terminals of the stator can be extended to the double of the DC voltage source. It is also characterized by voltages with five levels at the terminals of the motor windings. The proposed multilevel inverter also allows the direct application of known modulation concepts such as sinusoidal PWM. In this work two SPWM modulation techniques, the level shifted carrier (phase disposition) and the phase shifted carrier, are modified to be adapted to the 3yVSCY topology. Another advantage of this topology is that it allows fault tolerant operation even with known PWM modulation concepts, as shown in this paper.

modular multilevel inverter topology is proposed for open-end winding induction motor drives. This topology (see Fig. 2) is based in three two-level three-phase voltage source converters with separate DC sources connected in wye configuration. In each of the three-phase modules there are two AC outputs that are connected at two of the stator windings. The other output connects to the other VSIs through a neutral connection. Comparing with the previous topology (see Fig. 1) the 3yVSC power converter requires an extra VSC with power source, but provides higher output maximum voltage (2 $V_{DC}$ instead of 1.33 $V_{DC}$). Thus, the output power can be made higher or lower voltage rating DC sources can be used, allowing in this way the reduction of the switches blocking voltages for the same output power. In some situations this will allow to use MOSFETs instead of IGBTs which can be considered an important feature. Another advantage of the 3yVSC topology is the direct application of known modulation concepts such as sinusoidal PWM, even for fault tolerant operation.

The applied winding voltages are dependent of the states of the power switches. Considering ideal switches, their conduction state can be described by the following binary variables $\alpha_{ij}$ (where $i$ and $j$ ∈ 1, 2, 3):

$$\alpha_{ij} = \begin{cases} 1 & \text{if } S_{ij} \text{ is ON and } \bar{S}_{ij} \text{ is OFF} \\ 0 & \text{if } S_{ij} \text{ is OFF and } \bar{S}_{ij} \text{ is ON} \end{cases}$$

From the analysis of the circuit presented in Fig. 2 and taking into consideration (1), the winding voltages can assume several
TABLE I

<table>
<thead>
<tr>
<th>Motor Phase a Voltage According the Switching States</th>
</tr>
</thead>
<tbody>
<tr>
<td>Phase a voltage</td>
</tr>
<tr>
<td>-----------------</td>
</tr>
<tr>
<td>$2V_{DC}$</td>
</tr>
<tr>
<td>$V_{DC}$</td>
</tr>
<tr>
<td>$0$</td>
</tr>
<tr>
<td>$-V_{DC}$</td>
</tr>
<tr>
<td>$-2V_{DC}$</td>
</tr>
</tbody>
</table>

From these last equations it can be verified that from the point of view of the stator windings the power converter can apply several voltage levels. In fact, five voltage levels can be obtained: $-2V_{DC}$, $-V_{DC}$, $0$, $+V_{DC}$ and $+2V_{DC}$. This can be verified for example with stator winding phase $a$. Fig. 3 shows the obtained circuit in this situation. Table I is based on the analysis of Fig. 3 and shows the different output voltage levels at the terminals of the motor phase $a$ according to the possible binary combinations of the switching states. Only the combination of the first and the second legs of the first and third bridges are presented since only these legs affect the applied voltage to the motor phase $a$. Thus, from Fig. 3 and Table I is possible to verify that the maximum voltage at the terminals of phase $a$ is obtained through a series connection of the two DC sources, allowing in this way to double the peak voltage from $V_{DC}$ to $2V_{DC}$.

From the analysis of Table I it can be seen that there are redundant combinations associated to the voltage levels $-V_{DC}$, $0$, $+V_{DC}$. This will allow to implement a fault tolerant strategy, although at reduced power since there are not redundant states associated to the voltage levels $-2V_{DC}$ and $+2V_{DC}$. One of the characteristics of the $3y$VSC topology is that it allows a known sinusoidal PWM modulation technique even in fault tolerant condition.

III. MODULATION STRATEGIES

The proposed topology can be controlled by sinusoidal PWM modulation techniques, usually used in multilevel power converters. Therefore, two sinusoidal PWM modulation techniques will be implemented, the level shifted carriers (phase disposition) and the phase shifted carriers.

A. Phase Disposition PWM

The operating principle of the phase disposition (PD-PWM) applied to the three-phase inverter that connects to the terminal $a$ of the proposed multilevel inverter is illustrated in Fig. 4. For the remaining two inverters the sinusoidal carrier waveforms will be shifted by $120^\circ$. It is possible to verify that the operating principle is similar to PD-PWM used in multilevel inverters. A reference signal is compared to two carriers ($V_{CR1}$ and $V_{CR2}$) using a simple comparison logic as can be seen in Fig. 5. From the circuit it is seen that the devices of the second and third leg are switched simultaneously in the PWM cycle. Thus, the first carrier ($V_{CR1}$) is used to drive the power semiconductors of
the legs that are connected to the stator windings. The second carrier \( V_{CR2} \) is used to drive the power semiconductors of the ‘neutral’ leg. As expected, in each inverter three voltage levels are obtained in AC line-to-line voltages. Transposing this to the 3yVSC topology, five voltage levels are obtained since the voltage at each winding is the combination of the AC voltages of two inverters (see Equations (2) to (4)).

The modulation strategy associated to stator winding phase \( a \) is presented in Fig. 6, where reference signals \( V_{Ref1} \) is associated to the first and second legs of the inverter 1 and \( V_{Ref2} \) is related with first and third legs of the inverter 3 (see Fig. 3). It can be observed that the gate signals associated to the power semiconductors of phase \( a \) are functions of two sinusoids shifted by 120°. This is equivalent to a sinusoid which is the difference between the two references. Due to this the maximum value of the fundamental component of the windings voltage is slightly less than \( 2V_{DC} \), being instead given by \( \sqrt{3}V_{DC} \).

**B. Phase Shifted Modulator PWM**

The phase shifted sinusoidal PWM modulation technique (PSM-PWM) will also be applied to the proposed 3yVSC. Fig. 7 shows the adopted scheme for this strategy used for the three-phase inverter that connects to the \( a \) terminal. In the practical realization only one carrier is used, but this requires the use of two reference signals that are 180° out of phase. This PWM strategy maintains the same principle of PD-PWM relatively to the devices of the second and third leg, which means they are switched simultaneously. As presented in Fig. 7, in this strategy each of the reference signals are related with different legs of each inverter. The reference signal \( V_{Ref1} \) is used to switch the power semiconductors of the legs that are connected to the stator windings. The reference signal \( -V_{Ref1} \) is used to switch the power semiconductors of the ‘neutral’ leg. Fig. 8 shows the new firing circuit associated to the three-phase inverter connected to the terminal \( a \).

Associated to each three-phase inverter there is a change of the modulation strategy when compared with the previous one (PD-PWM). However, from the point of view of the combination of the inverters the strategy is similar since between two inverters the references are also shifted by 120°. Fig. 9 shows the modulation strategy associated to stator winding phase \( a \), where \( V_{Ref1} \) and \( -V_{Ref1} \) are associated to the inverter 1 and \( V_{Ref2} \) and \( -V_{Ref2} \), shifted by 120° from \( V_{Ref1} \), are associated with inverter 3. Thus, the maximum value of the fundamental component of the voltage across each winding is also slightly less than \( 2V_{DC} \) as in the previous modulation. In fact, as described the voltage applied to the terminals of each of the windings is a result of a series connection of two
in inverters. Therefore, the maximum value of the voltage fundamental component is limited to \( \sqrt{3}V_{\text{DC}} \).

**C. Fault Tolerant PWM**

The proposed 3yVSC topology is also characterized by the capability of fault tolerant operation under an open switch fault without requiring any extra hardware, by simply post-processing the generated PWM pattern. In the case of an open fault, the power converter can continue operation without changing the modulation strategy being in use during the pre-fault situation. Nevertheless, the healthy switch of the leg where the open switch fault occurs must be permanently turned-on. For faults in the switches of the legs that connect to the load, the number of controlled voltage levels that can be applied to the winding linked to the faulty leg is reduced from five to four. The same happens with the maximum controlled voltage that can be applied to that winding, since it is reduced from \(-2V_{\text{DC}}\) to \(-V_{\text{DC}}\) or from \(2V_{\text{DC}}\) to \(V_{\text{DC}}\).

Since these limitations only affect the winding associated to the inverter where the fault occurs, the motor voltages will be unbalanced. To overcome this problem, the switches of the healthy inverters with the same position of the faulty switch must be permanently turned-off. Oppositely, the healthy switch of the same leg must be permanently turned-on. As an example an open switch fault for \(S_{12}\) will be considered (see Fig. 2). In this fault condition the power switch \(\bar{S}_{12}\) must be permanently turned-on. Also the power switches \(S_{22}\) and \(S_{32}\) of the other healthy inverters must be permanently turned-off. On other hand, the power switches of the same legs \(\bar{S}_{22}\) and \(\bar{S}_{32}\) must be permanently turned-on. The same should happen with the power switches of the other legs that connect to the load \((S_{13}, S_{13}, S_{23}, S_{33}, \bar{S}_{33})\). For faults in the switches of the legs that connect to the neutral wire, there is the same behaviour regarding the controlled voltage levels and applied maximum voltages to the windings. However, this situation will affect two windings, more specifically those who are linked to the inverter where the fault occurs. For example for a fault in \(S_{11}\), the windings \(aa'\) and \(bb'\) will be affected. In this situation there will be an unbalance of the motor voltages. To avoid this unbalance, the same strategy that was used for the faults in the switches of the legs that connects to the motor can be adopted. The disadvantage of this strategy is that the maximum power that can be applied to the motor is reduced. However, changes in the modulation strategy are not required between the pre and post fault and all the voltages applied to the windings will be symmetrical.

**IV. EXPERIMENTAL RESULTS**

The proposed multilevel inverter 3yVSC topology based on the three three-phase voltage source inverters was implemented experimentally, using three isolated 100 V DC sources. The frequency of the carriers was set to 3 kHz and the frequency of the references was 60 Hz. The 3yVSC multilevel power converter feeds an induction motor with open windings.

The laboratory waveforms of the voltages and current obtained from the 3yVSC multilevel converter using the PD-PWM modulation strategy are presented in Figs. 10 and 11. Fig. 10 presents the waveforms of phase \(a\) to neutral voltage \((V_{na})\), voltage of phase \(c\) to neutral \((V_{cn})\) and phase \(a\) load voltage \((V_{na})\). The waveforms of the output voltage of the inverters 1 and 3 have only three possible output voltages \((-V_{\text{DC}}, 0\) and \(+V_{\text{DC}}\)). However, the load voltage has five possible output voltages \((-2V_{\text{DC}}, -V_{\text{DC}}, 0, +V_{\text{DC}}\) and \(+2V_{\text{DC}}\)) since this waveform is the difference between the voltages of inverter 1 and inverter 3. This shows the multilevel operation of the system, and that the magnitude of load voltage is the double of the DC voltage source. Fig. 11 shows the waveforms of the load currents. The distortion of these currents is very low due to the multilevel voltages applied to the load.

Fig. 12 shows a spectrum analysis of the load voltage \((V_{na})\) for this modulation strategy (PD-PWM). It shows that the significant harmonics are located around the carrier frequency and multiples of this. The measured total harmonic distortion (THD) of the unfiltered load voltage (THDV) was \(\text{THDV} = 36\%\). The THD value for the load current was \(\text{THDi} = 3.95\%\), confirming the low distortion of the load current, obtained without any extra filtering.

Using the PSM-PWM modulation strategy distinct waveforms of the load voltages can be obtained. In fact, this can
be confirmed in Fig. 13 where the waveforms of the voltages obtained with the use of the PSM-PWM modulation strategy are presented. The number of levels and amplitude of the voltage of phase $a$ to neutral voltage ($V_{an}$), voltage of phase $c$ to neutral ($V_{cn}$) and phase $a$ load voltage ($V_{al}$) are the same 3 levels. However, it is clear from this figure that the shape of the load voltage is significantly different than the one that was obtained with the PD-PWM modulation. The load current waveforms are presented in Fig. 14. As can be seen by this figure the load currents still maintain a low distortion.

The resultant harmonic spectrum of the Fig. 13 load voltage is shown in Fig. 15. This experimental result confirms that with this modulation technique the significant harmonics are concentrated around the double of the carrier frequency. In this test it was obtained 72% for the THDv of the load voltage. For the load current was obtained a THDi of 5.64%.

Comparing the results of both modulation strategies it is possible to verify that for the same frequency modulation index and considering the load voltage waveform, the equivalent switching frequency in the PSM-PWM is higher than in the PD-PWM. In fact, with this modulation strategy the load voltage effective switching frequency is the double of the switching frequency of each leg of the inverters. However, taking into consideration the load voltage THD, the PD-PWM allowed to obtain a lower THDv value since the amplitude of the double switching frequency harmonics of PSM-PWM is more than two times greater than in PD-PWM.

The behavior of the 3yVSC topology with the two tested modulation strategies under open transistor fault was also tested. Fig. 16 shows the transient waveforms of the voltage of phase
a to neutral ($V_{an}$), voltage of phase c to neutral ($V_{cn}$) and phase a load voltage ($V_{aa'}$) in normal operation and with $S_{12}$ open transistor fault (after $t = 25$ ms) using PD-PWM. The figure shows that voltages related with phase a are affected, namely they become unbalanced and with a limitation of the number of voltage levels. Fig. 17 shows the load currents for the same condition. This figure shows that after the fault the currents also become unbalanced, with a high distortion of phase a current and with a DC component. These problems are related with the fact that the modulation scheme was not changed to the fault tolerant PWM after the fault.

Fig. 18 shows the waveforms of the voltage of phase a to neutral ($V_{an}$), voltage of phase c to neutral ($V_{cn}$) and phase a load voltage ($V_{aa'}$) under $S_{12}$ open switch fault using the PD-PWM and the fault tolerant PWM strategy referred in the previous Section (see Section III-C)). The number of levels is reduced from three to two and from five to three relatively to phase to neutral voltage and load voltage respectively. However, the waveforms of the phase to neutral voltages are different from the previous test although still presenting a DC component. On other hand, the output voltage presents symmetry and no DC component. The load currents in this fault condition are presented in Fig. 19 to show that in this condition these currents present some distortion. In this test after the fault it was used the fault tolerant PWM strategy. Therefore, the problems associated to an open transistor fault (as verified in the previous test) were minimized.

The same test was made, but in this case it was used the PSM-PWM modulation strategy. Fig. 20 shows the obtained waveforms of the voltage of phase a to neutral ($V_{an}$), the voltage of phase c to neutral ($V_{cn}$) and phase a load voltage ($V_{aa'}$). As can be seen in this figure, as it happened with the previous test, the number of levels is also reduced from three to two and from five to three relatively to phase to neutral voltage and load voltage respectively. However, the waveforms of the phase to neutral voltages are different from the previous test although still presenting a DC component. On other hand, the output voltage presents a better quality when compared to the previous test. From the analysis of the obtained load currents (see Fig. 21) it can be concluded that in this case the distortion is very low.
Comparing the obtained results for both modulation strategies under open switch fault, it can be said that the PSM-PWM modulator presents better characteristics regarding the output voltages and currents.

V. CONCLUSION

A new type of multilevel inverter for an open-end winding induction motor drive was presented. The 3yVSC topology is designed in order to use existing three-phase H-bridge inverters. More specifically, the topology uses three power converters connected in wye configuration. This multilevel arrangement is capable of producing a load voltage with five possible output voltages and with the double of the DC voltage sources. The 3yVSC topology is also characterized by the possibility of using known modulation concepts such as sinusoidal PWM. In this work the PD-PWM and the PSM-PWM were implemented. The characteristics and performance of the proposed 3yVSC topology were confirmed through experimental results. The use of two modulation strategies results in different characteristics of the load voltages. For the same frequency modulation index the equivalent switching frequency that is obtained for the load voltage with the PSM-PWM is double than the one obtained with the PD-PWM. However, when using the PD-PWM lower values for the THD load voltage were obtained. The 3yVSC topology was also analysed under open switch fault conditions without changing the modulation technique, but just inhibiting the PWM signals of certain power semiconductors. From this analysis it was verified that the continuous operation is feasible although at reduced output power. The fault condition was also analysed for both modulation strategies. Using the 3yVSC with PSM-PWM modulation enabled better results for the load current THD when compared to higher values obtained from PD-PWM.

REFERENCES


Authors’ photographs and biographies not available at the time of publication.