A Wide Tuning Range, Low Phase Noise, and Area Efficient Dual-Band Millimeter-Wave CMOS VCO Based on Switching Cores

Ali Basaligheh, Student Member, IEEE, Parvaneh Saffari, Student Member, IEEE, Wolfgang Winkler, Member, IEEE, and Kambiz Moez, Senior Member, IEEE

Abstract—This paper presents a millimeter-wave wide tuning range voltage-controlled oscillator (VCO) incorporating two switchable decoupled VCO cores. When the first core is switched on producing the low frequency band (LFB) signal and the second core is off, the inductors of the second core are reused to create additional buffers that pass the LFB signal to the output buffers. The generated high frequency band (HFB) signals by the second core when turned on, are directly fed to the output buffers. Producing the outputs of both VCO cores across same terminals without utilizing active/passive combiners and coupled inductors will enhance the phase noise performance of the VCO, increase its output power, and reduce the chip size. Fabricated in a 65-nm CMOS process, the VCO achieves a measured wide tuning range of 26.2% from 54.1 to 70.4 GHz while consuming 7.4–11.2-mA current from 1-V power supply. The peak measured phase noise at 10-MHz offset is −116.3 dBc/Hz and the corresponding FOMT and FOM varies from −180.96 to −191.86 dB and −172.6 to −183.5 dB, respectively. The VCO core area occupies only 0.1 × 0.395 mm².

Index Terms—Millimeter-wave oscillator, wide tuning range, switchable VCO cores, voltage controlled oscillator, varactor, CMOS technology.

I. INTRODUCTION

Recent progress in development of low-cost millimeter-wave (mm-wave) integrated circuits unfurls great opportunities for the high data rate wireless communications, medical imaging and security applications. The 60 GHz band (57 to 66 GHz) and E-band (71 to 76 and 81 to 86 GHz), both multi-GHz bandwidths, are two main allocated bands under 100 GHz by the U.S. Federal Communications Commission (FCC) to develop the next generation multi-gigabit-per-second short-range wireless communication systems. CMOS is becoming the technology of choice for implementation of the mm-wave integrated circuits because of the lower implementation cost and the higher integration level than compound semiconductors enabling systems-on-a-chip (SoC) solutions [1]–[10].

Voltage-controlled oscillator (VCO) is an essential building block of any mm-wave transceiver (TRX) [11]. VCOs with large frequency tuning range (FTR) are required for up/down frequency conversion of different bands within such large allocated band and/or for supporting multi-standard wireless systems. In practice, FTR should cover more than the allocated band due to the temperature and process variation and a VCO with FTR of more than 15% is required for 60 GHz applications [10]. Moreover, some applications, such as rotational spectroscopy, need a FTR around 50% or more [12]. At low GHz frequencies, a parallel combination of high-Q switched capacitors/inductors and MOS varactors is used as the most common solution for obtaining large tuning range and low phase noise (PN) VCO design where switched capacitors/inductors are used for coarse tuning and varactors are used for fine tuning of VCO frequency, respectively [13]–[20]. In [15], a switched resonator is proposed for low PN and wide FTR oscillator with a fundamental frequency below 2 GHz. An ultra-wideband transformer-based VCO is presented in [16] where the transformer based variable inductor (VID) and switched capacitors are used simultaneously. However, at mm-wave frequencies, LC-tank quality factor (Q) drops drastically, when the switches are connected in series with the capacitors and inductors. Hence, to achieve a well-controlled oscillation using the aforementioned methods, the size of the switching transistors should be increased to compensate for the loss of LC-tank. As a result, in addition to the higher power dissipation, the large fixed parasitic capacitance of these transistors limits the maximum oscillation frequency and tuning range of mm-wave VCOs [19], [21], and [22]. In addition, other mm-wave VCOs performance parameters such as the output power and phase noise are adversely affected by low Q of LC-tank mostly caused by low Q of varactors at mm-wave frequencies [22].

In recent years, several solutions have been proposed for achieving a wide tuning range for mm-wave LC-VCOs. In the first approach, inductive tuning [2]–[5] and mode switching methods [10], [23]–[27] are used to compensate the limited varactor tuning range. In [2], a wide FTR VCO is described which utilizes a VID implemented by a tunable resistor as the transformer load. Furthermore, the transformer-based VID exhibits lower Q in comparison with that of the conventional inductors degrading PN performance of the VCO. Capacitive-loaded transformers are suggested as alternative methods for...
implementation of continually tunable VIDs allowing for large VCO tuning range [2], nevertheless, the low Q of LC-tank results in poor PN and high power dissipation. In [3]–[5], an inductive-loaded transformer is proposed as another alternative for VID that utilizes current return path switching on different locations of the secondary winding. However, the loss of required switches further drops the quality factors of VIDs. Moreover, in some cases, effective sub-bands are limited because of the design complexity [4]. A continuous wide FTR VCO based on magnetically coupled LC network, is implemented in [10], where even and odd modes combinations are employed to increase the FTR. In the odd mode, higher parasitic resistance than even mode is introduced to the inductors, which degrades phase noise performance of the VCO. In [23], by controlling the coupling coefficient of the compact switched-triple transformer, tuning range of the VCO is increased. In summary, all the VCOs in this category exhibit relatively poor PN performance because of low-Q of VIDs.

The second technique is to design the mm-wave VCOs by multiplying the frequency of a VCO operating in sub mm-wave region where high-Q varactors are available. However, these VCOs suffer from the low output power due to the loss of the multiplier, and occupy more chip area because of the larger inductors are required compared to those in mm-wave VCO designs. In [12], a wide FTR LC-VCO is demonstrated that utilizes a passive multiplier (×4) with minimum fundamental to 4th harmonics power conversion loss of 12.4 dB using switched variable inductors. Another wide tuning range VCO is demonstrated in [21] that employs two switchable coupled VCO-cores in low mm-wave frequency to cover the wide frequency range by combining low and high bands, and a frequency doubler provides a weak single-ended output signal. In both cases, the output signal has very limited output power because of the loss of multiplier necessitating the use of an ultra-wideband mm-wave power amplifiers (PA). As an example, a third-harmonic VCO is reported in [30], where a 3-stage power amplifier is used to deliver 0 dBm power to the output.

Multi-core VCOs consisting of two or more coupled VCOs with overlapping frequency range can be used for design of ultra-wideband VCOs [21], [28], [29], [33]–[37]. Fig. 1(a) shows the conventional switching core method for high FTR without using output power combiner for low-GHz VCOs [28], [29]. However, the used switches are directly placed in the signal path which can degrade the PN performance and limit FTR in mm-wave frequencies because of added parasitic capacitance. In other circuits, a transformer or coupled inductors provide two or more resonance modes that can be enabled by activating the corresponding core. However, the on-chip transformers or coupled inductors exhibit much lower quality factor compared to the standalone inductors resulting in degraded their PN performance and increased power consumption. Moreover, the output power of these individual cores must be combined using active or passive power combiners in order to produce a single output wideband VCO. The use of these additions and often bulky power combiners further adds to the overall cost of these VCOs.

In this paper, a wide tuning range mm-wave VCO is presented to overcome the above described limitations of the previously proposed wideband VCOs. The proposed wideband VCO achieves a better phase noise performance while occupying a smaller chip area compared to the other dual-core VCOs with the nearly same power dissipation. The circuit consists of two switchable VCO cores with high-Q standalone inductors. Each of them oscillates in its frequency band (low or high) which results in a better PN performance. The inductors of the outside core, which acts as the part of the LC-tanks when enabled, also operate as parts of the buffer of the inside core. This configuration combines the individual outputs of VCO cores eliminating the need for passive/active combiners. This paper is organized as follow: Section II describes the proposed design of the proposed wide tuning range VCO. Section III presents the experimental results. Finally, a conclusion is given in Section IV.
coupled inductors. In other words, if the cores are decoupled where \( \omega \) et al. BASALIGHEH dual-band VCO, the high and low oscillation frequencies are dependent as given by [23]

\[
\omega_{H/L}^2 = \frac{\omega_1^2 + \omega_2^2 \pm \sqrt{(\omega_1^2 - \omega_2^2)^2 + 4k^2 \omega_1^2 \omega_2^2}}{2(1-k^2)},
\]

where \( \omega_1 < \omega_2 \), \( \omega_1 = \frac{1}{\sqrt{L_1C_1}} \) and \( \omega_2 = \frac{1}{\sqrt{L_2C_2}} \) are resonance frequencies of separate cores, and \( k \) is the coupling factor of coupled inductors. In other words, if the cores are decoupled \((k = 0)\), the separate cores will oscillate at

\[
\omega_L = \omega_1 = \frac{1}{\sqrt{L_1C_1}}
\]

\[
\omega_H = \omega_2 = \frac{1}{\sqrt{L_2C_2}}
\]

The major problem of the coupled inductors is their poor quality factors compared to standalone inductors, especially when the varactor is operating in high-Q mode. For example, the reported Q of the coupled inductors are around 10-15 in [2]–[5]. To make a fair comparison, the used standalone inductors and a capacitive-loaded VID in high-Q mode [2], are simulated in HFSS 3D EM simulator and the results are shown in Fig. 2(a) and Fig. 2(b), respectively. It is clear that the Q of the used standalone inductors are more than 30 for the entire frequency range of 40 GHz to 80 GHz. While for a Q close to 20 can be obtained for VID for the portion of the frequency band where its inductance does not vary significantly, it drops significantly to values in the range of 18 to 5 for the frequency range that the VIDs’ inductance varies noticeably with the load capacitor. The low quality of coupled inductors significantly degrades the PN performance of these dual-mode VCOS. Hence, creating a dual-band VCO with de-coupled cores (standalone inductors) is the proposed approach in this paper for obtaining a high FTR while maintaining a low phase noise. Moreover, despite the conventional switching core VCOS shown in Fig. 1 (a), there is no switches directly in the signal path which results in better PN performance.

Fig. 3 shows the proposed dual-band VCO, where two switchable decoupled cores are utilized to achieve a high FTR in mm-wave frequencies while the output of the low frequency band (LFB) and high frequency band (HFB) operation can be obtained at the same output port and does not need any bulky passive/active voltage combiner. By taking advantage of high-Q standalone inductors and small sized varactors for both cores, high-Q LC-tank is achievable for such a conventional cross coupled VCO. Transistors \( M_{1-2} \) and \( M_{5-6} \) are the cross coupled pairs for LFB and HFB generating the required negative resistance for oscillation. \( I_{b1} \) and \( I_{b2} \) are large PMOS devices which force the dc currents of the cores. Moreover, by controlling \( I_{b1} \), the LFB VCO can be switched on and off. The switches \( (SW_1 \text{ and } SW_2) \) select the oscillation or buffering mode for the second LC-tank \((L_{3-4} \text{ and } C_{3-4})\). When \( SW_1 \) is on and \( SW_2 \) is off, second core plays as a common-source transistors \((M_{5-6})\) on which provide oscillation condition for the second core (HFB), which is marked in Fig. 3(b).

B. Effect of Added Buffer on FTR and Voltage Swing

In order to obtain a continuous frequency tuning range, the low and high bands should be designed with enough overlap. Compared to a conventional VCO with the same size of the cores, the tuning range of the proposed circuit is equal to the sum of tuning ranges of two individual cores less the overlap range. Now, the added buffer stage does not need extra chip area reusing the inductors of the HFB core. For the LFB operation, the buffer \((L_{3-4} \text{ and } M_{3-4})\) does not affect tuning range as it does not introduce any parasitic capacitor more than that if it was directly connected to the output buffer. For the HFB, shown in Fig. 3(b), the single-ended fixed parasitic capacitance of the LC-tank \((C_{P_{HFBfix}})\)

\[
C_{P_{HFBfix}} \approx C_{GSS(6)} + C_{DB5(6)} + 4 \times C_{GDS(6)} + C_{P_{Out}} + C_{P_{off-HFB}},
\]

Fig. 2. EM simulated inductance and quality factor of (a) utilized standalone Inductors and (b) a transformer-based VID loaded by \( Cv = 5, 15 \text{ and } 25 \text{ fF} \) in parallel with a 900 \( \Omega \) resistor (high-Q mode) [2].
where \( C_{GS}, C_{DB}, C_{GD}, C_{P_{out}}, \) and \( C_{Poff_{LFB}} \) are gate-source, drain-bulk, gate-drain, output buffer and LFB parasitic capacitors, respectively. The total capacitance contributed by \( M_{3(4)} \) is

\[
C_{Poff_{LFB}} \approx C_{DB_{M3(4)}} + C_{GD_{M3(4)}}.
\]  

The simulation results for the \( C_{P_{fixHFB}} \) and \( C_{Poff_{LFB}} \) are shown in Fig. 4 which are extracted from the models of transistors provided by the foundry and EM models of passive structures simulated in HFSS. Based on these results, and shows that the first core has added about 10 fF of parasitic capacitance to this node with minimal effect on HFB tuning range.

As the inductor \( L_3 \) and \( L_4 \) are chosen to produce HFB oscillation and operate as the buffer of LFB core, there will be a mismatch between the resonance frequencies of LC-tanks in these two modes of the operation. To bring the buffer tank resonance frequency closer to that of LFB core, the HFB varactors control voltage must be set to produce the largest capacitance values possible. The minimum resonance frequency of the buffer tank (\( f_{minof_{HFB}} \)) can be obtained as

\[
f_{minof_{HFB}} \approx \frac{1}{2\pi \sqrt{L_{3(4)}(C_{Bar,MAX} + C_{Poff_{HFB}} + C_{P_{Out}})}}.
\]
where $C_{\text{var,MAX}}$, $f_{\text{minoff,HFB}}$, and $C_{\text{Poff,HFB}}$ are maximum and minimum capacitance of the varactors, minimum operation frequency and parasitic capacitance of LFB in off mode, respectively. Fig. 5 shows the simulated buffer resonance impedance when $V_t$ is in minimum and maximum voltages indicating that the resonance frequency has been reduced from 74 GHz to 63 GHz. However, because of the lower quality of varactors producing the maximum capacitance, the tank maximum impedance is reduced from 180 $\Omega$ to 110 $\Omega$. Nevertheless, it produces an impedance larger than that can be produced by an untuned buffer. As a result of lower impedance in the LFB range of 50 $\Omega$, the output signal power is reduced. This effect can be seen in time domain simulations of the output voltage of LFB before and after the added buffer as depicted in Fig. 6(a) and Fig. 6(b), respectively. However, still the minimum output power is enough according to the comparison table.

C. PN Improvement

As discussed before, $Q$ of a standalone inductor is more than 30 while it is less than 15 of VIDs/coupled inductors. $Q$ of an LC-tank affects the phase noise performance of a VCO [31], which can be expanded to

$$\Delta \mathcal{L} (\Delta \omega) = 10 \log \left[ \frac{2kT}{P_S} \left( \frac{\omega_0}{2\Delta \omega} \right)^2 \right] + 10 \log \left[ \frac{1}{Q_{\text{tank}}} \right]^2,$$

where $k$ is the Boltzmann’s constant, $T$ is the absolute temperature and $P_S$ is the output signal power. The PN difference for the de-coupled and coupled LC-tanks with the corresponding Qs of $Q_{\text{tank,Stand}}$ and $Q_{\text{tank,VID}}$, respectively, can be expressed as

$$\Delta \mathcal{L} (\Delta \omega) = 10 \log \left[ \frac{Q_{\text{tank,VID}}}{Q_{\text{tank,Stand}}} \right]^2,$$

where

$$Q_{\text{tank,Stand}} = \frac{Q_{\text{Ind,Stand}} \times Q_{\text{Var}}}{Q_{\text{Ind,Stand}} + Q_{\text{Var}}},$$

$$Q_{\text{tank,VID}} = \frac{Q_{\text{Ind,VID}} \times Q_{\text{Var}}}{Q_{\text{Ind,VID}} + Q_{\text{Var}}},$$

Fig. 5. Simulated impedance of $V_{O1(2)}$ when VCO operates at LFB and the second core is off.

Fig. 6. Simulated output voltage of LFB before and after added buffer at (a) 62 GHz and (b) 56 GHz.

Fig. 7. Calculated PN improvement vs Q of varactor and VID with standalone inductor Q of 30.

Fig. 8. Full 3-D EM model of proposed VCO.
Fig. 9. Calculated FTR versus $\alpha$ for different $TR_{\text{var, max}}$.  

Fig. 10. (a) Chip micrograph of varactor. (b) Measured capacitance and quality factor against various voltages.  

and $Q_{\text{Var}}, Q_{\text{Ind, Stand}},$ and $Q_{\text{tank, VID}}$ are quality factors of the varactor, Q of the inductor with standalone and VID (coupled) inductors, respectively.  

Assuming the underestimated Q of a standalone inductor equal to 30 and different Q of VID and varactor, PN improvement is depicted in Fig. 7. For example, $Q_{\text{VID}} = 10$ and $Q_{\text{Var}} \geq 10$, results in 3.5 to 5 dB better PN performance.  

D. Implementation  

The proposed VCO is designed to achieve a tuning range of 54.1 to 70.4 GHz by combing the frequency ranges of two cores (54.1-62.52 GHz and 61.37-70.4 GHz) and fabricated in 65 nm CMOS technology. A size of 7 $\mu$m/60 nm is adopted for each transistor of cross coupled cores which is chosen to provide negative resistance for oscillation at all process corners while introducing minimum parasitic capacitance. Furthermore, the number and width of transistor fingers are optimized for the highest transistor’s maximum oscillation frequency ($f_{\text{MAX}}$). The 3-D view of the total passive parts for the VCO including the pads, is depicted in Fig. 8, which are modeled in a 3D EM simulator.  

The varactors are carefully designed to achieve the largest FTR while maintaining a high-Q so that PN is not adversely affected ($14 \mu$m/200 nm). The FTR can be easily calculated using  

$$FTR = 2\left(\frac{\sqrt{C_{\text{var, MAX}} + C_{\text{Par, FIX}}}}{\sqrt{C_{\text{var, MIN}} + C_{\text{Par, FIX}}}}\right)^2,$$  

(11)
where $f_{\text{max}}/f_{\text{min}}$, $C_{\text{par, FIX}}$, $C_{\text{var, MAX}}$ and $C_{\text{var, MIN}}$ are the maximum/minimum oscillation frequency, fixed parasitic capacitance, maximum and minimum capacitance of the varactors, respectively. Assuming $C_{\text{par, FIX}} = \alpha C_{\text{var, MIN}}$ and varactor’s maximum tuning range is given by $TR_{\text{var, MAX}} = \frac{C_{\text{var, MAX}}}{C_{\text{var, MIN}}}$, (11) can be simplified to:

$$FT R = 2 \left( \sqrt{\frac{TR_{\text{var, MAX}} + \alpha}{1 + \alpha}} - 1 \right) \left( \sqrt{\frac{TR_{\text{var, MAX}} + \alpha}{1 + \alpha}} + 1 \right).$$

Fig. 9 shows the calculated maximum achievable FTR of a VCO versus $\alpha$ which is used to determine the varactor value for the design. Fig. 10(b) plots the measured capacitance of the fabricated varactor with the layout shown in Fig. 10(a) where the Open-Short-DUT de-embedding method is utilized for the device characterization. The center-tapped inductors are routed with the 8 $\mu$m top metal (M9) where the widths are optimized for minimum resistance and highest quality factor with the EM simulation results are shown in Fig. 2 (a). The buffer transistors are sized 4 $\mu$m/60 nm that the parasitic capacitance contributed by the buffer stages are smaller than the total capacitance of cross-coupled cores. The main output buffer...
TABLE I

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Process</th>
<th>Center Frequency (GHz)</th>
<th>Tuning Range (%)</th>
<th>PDC (mW)</th>
<th>Output power (dBm)</th>
<th>Phase Noise (dBc/Hz)</th>
<th>FOMr (dBc/Hz)</th>
<th>FOM (dBc/Hz)</th>
<th>Chip Area (mm²)</th>
</tr>
</thead>
<tbody>
<tr>
<td>This work</td>
<td>65nm CMOS</td>
<td>62.25</td>
<td>26.2</td>
<td>7.4-11.2</td>
<td>-10.2 to -4.2</td>
<td>-107.2 to -116.3 @10MHz</td>
<td>-180.96 to -191.86</td>
<td>-172.6 to -183.5</td>
<td>0.0395</td>
</tr>
<tr>
<td>[2] TCAS-I 2013</td>
<td>90nm CMOS</td>
<td>56.75</td>
<td>16.07</td>
<td>8.7</td>
<td>-10.5 to -4</td>
<td>-97 to -118 @10MHz</td>
<td>-166.8 to -187.4</td>
<td>-162.7 to -184.3</td>
<td>0.1</td>
</tr>
<tr>
<td>[4] TCAS-I 2014</td>
<td>65nm CMOS</td>
<td>61</td>
<td>14.2</td>
<td>6</td>
<td>-30 to -20</td>
<td>-105.9 to -108.3 @10MHz</td>
<td>-176.9 to -179.3</td>
<td>-173.8 to -176.2</td>
<td>0.031</td>
</tr>
<tr>
<td>[10] TMTT 2016</td>
<td>65nm CMOS</td>
<td>59.3</td>
<td>39</td>
<td>8.9 - 10.4</td>
<td>NA</td>
<td>-101.7 to -113.4 @10MHz</td>
<td>-179.6 to -190.6</td>
<td>-167.8 to -179</td>
<td>0.074</td>
</tr>
<tr>
<td>[24] JSSC 2013</td>
<td>65nm CMOS</td>
<td>73.8</td>
<td>41.1</td>
<td>8.4-10.8</td>
<td>-25 to -20</td>
<td>-104 to -112.4 @10MHz</td>
<td>-184.2 to -192.2</td>
<td>-172 to -180</td>
<td>0.03¹</td>
</tr>
<tr>
<td>[12] JSSC 2015</td>
<td>65nm CMOS</td>
<td>106.7</td>
<td>39.4</td>
<td>30-45</td>
<td>-23 to -15</td>
<td>-101.6 to -108.2 @10MHz</td>
<td>-179.3 to -185.9</td>
<td>-165.7 to -174</td>
<td>0.55²</td>
</tr>
<tr>
<td>[21] TCAS-I 2015</td>
<td>0.18um BiCMOS</td>
<td>60.85</td>
<td>17.2</td>
<td>11.2-19.1</td>
<td>-28.9 to -32.7</td>
<td>-87.5 to -93.5 @1MHz</td>
<td>-177.4 to -181</td>
<td>-170.4 to -176.2</td>
<td>0.347²</td>
</tr>
<tr>
<td>[37] TCAS-I 2016</td>
<td>65nm CMOS</td>
<td>70.2</td>
<td>22.3</td>
<td>7.7-8.8</td>
<td>NA to 1</td>
<td>-105.8 to -112 @10MHz</td>
<td>-180.3 to -187.4</td>
<td>-173.3 to -180.4</td>
<td>0.012</td>
</tr>
<tr>
<td>[38] TCAS-I 2017</td>
<td>65nm CMOS</td>
<td>59</td>
<td>14.2</td>
<td>18</td>
<td>NA</td>
<td>-90.7 to -94.1 @1MHz</td>
<td>-176.6 to -180</td>
<td>-169 to -172.4</td>
<td>0.1</td>
</tr>
<tr>
<td>[39] TMTT 2015</td>
<td>65nm CMOS</td>
<td>81.5</td>
<td>14</td>
<td>33</td>
<td>-1.5 to -0.5</td>
<td>-90 to -97.3 @1MHz</td>
<td>-176 to -182.6</td>
<td>-173 to -179.7</td>
<td>0.0462</td>
</tr>
</tbody>
</table>

¹ Excluding current source  
² Full chip size

is matched to the output pad to deliver the maximum power at the output port. Hence, the conjugate matching network is utilized via an inductor connected to VDD, a 35 fF metal-insulator-metal (MIM) capacitor which is for dc blocking, and a 50 ohms Grounded Coplanar Waveguide (GCPW) line where the line is realized with top metal as the signal paths, and two bottom metal layers as the ground plane. The 50 × 50 μm² output pad is designed using two top layers and it is isolated from lossy silicon substrate with a polysilicon layer. The measured capacitance and Q for the signal pad at 70 GHz are around 21 fF and 20, respectively.

III. EXPERIMENTAL RESULTS

Fig. 11 shows the chip microphotograph of the fabricated VCO in 65 nm CMOS process. The VCO occupies a core area of 100 × 395 μm². The VCO is measured using an on-chip probe station, GSG probes, extended mixers and spectrum analyzer in a measurement setup shown in Fig. 12.

Fig. 13 shows the measured spectrum for the LFB and HFB. The measured frequency tuning range as functions of the varactor’s tuning voltage is depicted in Fig. 14 that shows the LFB and HFB are from 54.1 to 62.5 GHz and 61.37 to 70.4 GHz, respectively. Experimental phase noise results for both modes are plotted in Fig. 15 which the corresponding results for 54.2, 62.5 and 70.4 GHz are −107.2, −116.3 and −115.4 dBc/Hz at 10 MHz, respectively. The power consumption is 11.2 mW for LFB where the first VCO and added buffer are turned-on, and 7.4 mW for HFB. Fig. 16 depicts the experimental results for PN and output power versus frequency. The measured KVCO for the proposed circuit is shown in Fig. 17, where the maximum value is about 10.
CMOS, the proposed VCO achieves a measured wide tuning range of 26.2% from 54.1 to 70.4 GHz while consuming 7.4-11.2 mA current form 1.0-V power supply. The peak measured phase noise at 10-MHz offset is $-116.3 \text{ dBC/Hz}$ and the corresponding FOM$_T$ varies from 180.96 to $-191.86$ dB. The VCO core area is only $0.1 \times 0.395 \mu \text{m}^2$.

### ACKNOWLEDGMENT

The authors would like to thank Efe Öztürk and Johannes Borngaerber of Silicon Radar and IHP Microelectronics in Germany for help with the measurements. The authors acknowledge the CMC Microsystems for chip fabrication and simulation software.

### REFERENCES


Table I summarizes and compares the experimental performance of the proposed wide tuning range VCO with the recently reported state-of-art mm-wave VCOs where $f_0$ is the oscillation frequency, $f_m$ is the frequency offset from the carrier, PN is the phase noise at $f_m$, TR is the frequency tuning range in percent, $P_{DC}$ is the dc power consumption expressed in mW. The generally accepted figure of merits [10], [22], [23], FOM and FOM$_T$, are calculated based on

$$FOM = PN(f_m) - 20 \log \left( \frac{f_0}{f_m} \right) + 10 \log(P_{DC}(mW)) \quad (13)$$

and

$$FOM_T = PN(f_m) - 20 \log \left( \frac{f_0}{f_m} \right) \frac{TR\%}{10} + 10 \log(P_{DC}(mW)) \quad (14)$$

where the proposed VCO achieves the highest FOM$_T$ compared to the most of the state-of-art works in Table 1 except for [23] that reports a FOM$_T$ 0.34 dB higher than this work because it has a 15% higher FTR than our VCO. However, [23] shows FOM 3.5 dB lower than the demonstrated VCO.

In FOM comparison column, only [2] shows a maximum FOM 0.9 dB better than the maximum FOM of the proposed circuit while its minimum FOM is 10.1 dB lower than minimum FOM of our design. In addition, [2] reports a FOM$_T$ 4.46 dB lower than that reported for this work.

### IV. CONCLUSION

This paper presents a wide tuning range voltage controlled oscillator with switchable VCO cores for producing high tuning frequency ratio at millimeter waves by combining the tuning range of two cores. By switching the cross-coupled cores on and off modes, the circuit operates in two different bands with an overlap for continuous tuning range. As opposed to the coupled multicore VCOs, the proposed structure does not require any coupled inductor or transformer achieving a PN performance similar to single-core VCO utilizing standalone inductors. Reusing the inductors of the external core as the buffer of the inductors, the proposed structure avoids using bulky passive combiner to combine the output power of the cores. Implemented in 65 nm bulk CMOS, the proposed VCO achieves a measured wide tuning range of 26.2% from 54.1 to 70.4 GHz while consuming 7.4-11.2 mA current form 1.0-V power supply. The peak measured phase noise at 10-MHz offset is $-116.3 \text{ dBC/Hz}$ and the corresponding FOM$_T$ varies from 180.96 to $-191.86$ dB. The VCO core area is only $0.1 \times 0.395 \mu \text{m}^2$. This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.


This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.
学霸图书馆
www.xuebalib.com

本文献由“学霸图书馆-文献云下载”收集自网络，仅供学习交流使用。

学霸图书馆（www.xuebalib.com）是一个“整合众多图书馆数据库资源，提供一站式文献检索和下载服务”的24小时在线不限IP图书馆。

图书馆致力于便利、促进学习与科研，提供最强文献下载服务。

图书馆导航：

图书馆首页  文献云下载  图书馆入口  外文数据库大全  疑难文献辅助工具